



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/676,639	09/30/2003	Nobuya Matsubara	JP920020184US1	7854
75	90 05/31/2005		EXAM	INER
Ron Feece			FIGUEROA, NATALIA	
Hitachi Global Storage Technologies			ADTIBUT	DAREN MILLER
Intellectual Property Law			ART UNIT	PAPER NUMBER
5600 Cottle Road, NHGB/0142			2651	
San Jose, CA 95193			DATE MAILED: 05/31/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/676,639	MATSUBARA ET AL.				
Office Action Summary	Examiner	Art Unit				
•	Natalia Figueroa	2651				
The MAILING DATE of this communication ap Period for Reply	. 1	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep- If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailine earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tin ply within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status	,					
1)⊠ Responsive to communication(s) filed on <u>24 February 2005</u> .						
2a)⊠ This action is FINAL . 2b)☐ Thi	s action is non-final.					
3) Since this application is in condition for allows closed in accordance with the practice under	·					
Disposition of Claims						
4) ☐ Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examiner.						
))☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	nts have been received. Its have been received in Applicat onty documents have been receive au (PCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal 6 6) Other:					

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-4, 6-10 and 12-15 are rejected under 35 U.S.C. 102(b) as being anticipated by Saiki et al (USPN 5,677,802), hereinafter Saiki.

RE claim 1, Saiki discloses a data storage device based on a magnetic recording medium (abstract, fig. 17 and col. 1, lines 36-37), comprising a magnetic head for reading magnetic information recorded on said magnetic recording medium and acquiring a read signal (fig. 17 and col. 1, lines 36-38); a data read means for converting said read signal read by said magnetic head into desired data in synchronism with a read clock signal (fig. 17 and col. 1, lines 40-50); and a read clock control means for controlling the phase of said read clock signal in accordance with the phase of said read signal read by said magnetic head to correct the phase of said read clock signal (or VCO circuit, fig. 17 and col. 1, line 61-col. 2, line 7) if a phase shift between said read clock signal and said read signal exceeds a predefined value (or comparison means, col. 8, lines 23-46).

RE claim 2, Saiki further discloses that said read clock control means comprises an oscillation means for generating said read clock signal and a correction means for controlling said oscillation means in such a manner as to recognize the phase difference between the read clock signal generated by said oscillation means and said read signal and adjust the phase of the

Art Unit: 2651

read clock signal for the phase of the read signal (col. 3, lines 18-21 and 50-53 and col. 4, lines 9-30)

RE claim 3, Saiki further discloses that said data read means and said read clock control means are furnished as the functions of a read/write channel (or R/W amplifier and VCO circuit, fig. 17 and col. 1, line 39 and 64-65).

RE claim 4, Saiki further discloses a storage means for storing the information about the phase of said read signal (fig. 1 and col. 7, line 61-col. 8, line 15); wherein said read clock control means corrects the phase of said read clock signal in accordance with the information about the phase of said read signal, which is stored in said storage means, if the phase difference between said read signal and said read clock signal is greater than the predefined value (or phase adjustment, col. 8, lines 19-46).

RE claim 6, Saiki further discloses that said storage means is a memory provided for a hard disk controller (fig. 1 and col. 8, line 5).

RE claim 7, Saiki further discloses that if data is not successfully read due to a phase difference between said read clock signal and said read signal, said data read means sets a window at a position at which the data has not been successfully read, and wherein the read clock signal whose phase is controlled by said read clock control means is used within the window to read the data again (or playback signal, col. 1, lines 34-61).

RE claim 8, Saiki further discloses that if data is not successfully read due to a phase difference between said read clock signal and said read signal, said data read means uses the read clock signal whose phase is controlled by said read clock control means to perform a data read

Art Unit: 2651

again at a position at which the data has not been successfully read (or playback signal, col. 11, lines 38-50 and col. 12, lines 5-15).

RE claim 9, Saiki discloses a correction mechanism for correcting the operation performed in a process for reading data written on a predefined recording medium, the correction mechanism comprising; a phase detector configured to detect the phase of a read signal which is obtained by reading the information recorded on said recording medium (abstract and col. 8, line 23-26); an oscillator configured to generate a read control signal which converts said read signal into desired data (or clock signal, col. 8, lines 30-32); and a phase corrector configured to control said oscillator in accordance with the phase of said read signal, which is detected by said phase detector, in order to correct the phase of the read control signal generated by said oscillator if a phase shift between said read control signal and said read signal exceeds a predefined value (or phase adjustment, col. 8, lines 23-46).

RE claim 10, Saiki further discloses that said phase corrector compares the phase of said read signal, which is detected by said phase detector, against the phase of said read control signal, which is generated by said oscillator, and shifts the phase of the read control signal until the phase of the read control signal coincides with the phase of the read signal (or synchronously, col. 8, lines 23-36 and col. 10, lines 18-24).

RE claim 12, Saiki further discloses said phase detector, said oscillator, and said phase corrector form a control loop for exercising feedback control over the read control signal during a data read process (fig. 1 and col. 8, lines 23-36).

RE claim 13 and 20, method claim 13 and 20 are drawn to the method of using the corresponding apparatus claimed in claims 1-2 and 16. Therefore method claim 13 and 20

corresponds to apparatus claims 1-2 and 16 and are rejected for the same reasons of anticipation as used above.

RE claim 14, method claim 14 is drawn to the method of using the corresponding apparatus claims 7. Therefore method claim 14 corresponds to apparatus claim 7 and is rejected for the same reasons of anticipation as used above.

RE claim 15, method claim 15 is drawn to the method of using the corresponding apparatus claims 7-8. Therefore method claim 15 corresponds to apparatus claims 7-8 and is rejected for the same reasons of anticipation as used above.

RE claim 16, Saiki further discloses that the read clock control means is stable when the phase shift between the read clock signal and the read signal is not greater than the predefined value, making PLL (phase-locked loop) based phase adjustments possible (or phase adjustment, col. 8, line 23-46).

RE claims 18 and 19, claims 18 and 19 have limitations similar to those treated in the above rejection of claim 16, and are met by the references as discussed above.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 5 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Saiki in view of Muto et al (USPN 5,436,770), hereinafter Muto

RE claim 5, Saiki is relied upon for the same reasons of rejection as stated above. Saiki fails to explicitly teach that storage means is a register provided for the read/write channel.

However, Muto disclose such in the (fig. 5 and col. 7, lines 13-16). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the method as disclosed by Saiki with the above teachings from Muto to include a register or other storage means letting phase data be stored, therefore adjusting the phase as needed hence making it possible to read and write data.

RE claim 11, Saiki is relied upon for the same reasons of rejection as stated above. Saiki further discloses that if the phase difference between said read signal and said read control signal generated by said oscillator is greater than the predefined value, said phase corrector corrects the phase of the read control signal in accordance with the information about the phase of said read signal which is stored in said register (or phase adjustment, col. 8, lines 23-46). Saiki fails to explicitly teach a register for storing the information about the phase of said read signal which is detected by said phase detector.

However, Muto disclose such in the (fig. 5 and col. 7, lines 13-16). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the method as disclosed by Saiki with the above teachings from Muto to include a register or other storage means letting phase data be stored, therefore adjusting the phase as needed hence making it possible to read and write data.

Art Unit: 2651

Allowable Subject Matter

5. Claim 17 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

6. Applicant's arguments, see pages 6-8, filed 24 February 2005, have been fully considered but they are not persuasive.

RE claims 1, 9 and 13, applicant argues, "Nothing in Saiki et al. discloses or suggests making the phase correction if the phase shift exceeds a predefined value." The examiner respectfully disagrees; Saiki does teach comparing and discriminating the phase of a read signal with regards to a clock signal in a magnetic medium. Please review the rejections as stated above.

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Application/Control Number: 10/676,639

Art Unit: 2651

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Natalia Figueroa whose telephone number is (571) 272-7554. The examiner can normally be reached on Monday - Thursday 8:30-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David R. Hudspeth can be reached on (571) 272-7843. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DAVID HUDSPETH SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600

Page 8